На	ll Ticl	ket Ni	ımber:	-																
																Co	de l	No.:	226	16
	V	ASA	VI C M.E		E: C													BAD		
					((Emb	edde	d Sy	stems	s & V	VLSI	Desi	ign)							
				CP	LD &	& FP	GA	Arc	hite	etur	es an	d A	ppl	icati	ons					
	Tim	ne: 3]	hours N	ote: A	nswer	ALL	ques	tions	in Pa	art-A	and a	ny F	IVE	Efron	Par		ax. l	Marks	: 60	
							Part	-A (1	0×2	= 20	Mar	ks)								
	1.	Defi	ne PLI	O. Wr	ite the	class	ifica	ion o	f PLI	Os.										
	2.		the app																	
	3.		out an		_			_		-						of F	PG/	A.		
	4.		w the g										com	pone	nts.					
5. Give the features of ALTERAs CPLD N																				
	6.		ine CP											and	appli	catio	ns.			
	7.		ine Roi											D4						
	8. 9.		ine crit	-				_							-					
			out an										and	Synu	iesis.					
	10,	Des	CITUE S	luck-a	t lault	inou					-									
	1.1	\ T		1	1 1 1			,	5 × 8			,		1						F.63
	11.		Oraw ai			-	_							-						[5]
		b) (Compai	e EPI	COM,	PLA,	, PAI	. Prog	gramn	nable	Logi	ic De	vice	S.						[3]
	12.	a) I	Draw a	basic	block	diagr	am o	f Xili	inx 30	000 F	PGA	and e	expl	ain bi	riefly	abou	ıt CI	LB.		[5]
		b) \	Write a	brief	note o	n AM	1D F	PGA.												[3]
	13.	,	Explain FLEX 1	F A				devic	e tech	nolo	gy in	detail	1. A	so co	mpar	e it w	rith A	ALTE	RA	[5]
		b) I	Explain	abou	t Latti	ce PL	SI st	ructu	re.											[3]
	14.	a) I	Explain	abou	t min-	cut ba	ased	place	ment	and i	terati	ve im	pro	veme	nt pla	ceme	ent.			[5]
		b) I	Explain	segn	ented	chan	nel ro	outing	g algo	rithm	1.				•					[3]
	15	a) (Compa	re the	Archi	tectur	al fe	atures	s of F	PGA	s & A	SICs	5.							[4]
			Explain																	[4]
	16		-				-													
	10.	. a) 1	Explain	BRA	TAT DLC	Rigin	$_{\rm min}$, reci	TIOIO	gy.										[4]

[4]

[4]

[4]

[4]

b) Discuss about Macrocell in detail with a neat sketch.

a) Optimized Reconfigurable Cell Array (AT&T ORCA).

17. Answer any two of the following:

c) Programmability Failures.

b) Simulated Annealing.